Logic-timing Simulation and the Degradation Delay Model

Գրքի շապիկի երեսը
This book provides the reader with an extensive background in the field of logic-timing simulation and delay modeling. It includes detailed information on the challenges of logic-timing simulation, applications, advantages and drawbacks. The capabilities of logic-timing are explored using the latest research results that are brought together from previously disseminated materials. An important part of the book is devoted to the description of the ?Degradation Delay Model?, developed by the authors, showing how the inclusion of dynamic effects in the modeling of delays greatly improves the application cases and accuracy of logic-timing simulation. These ideas are supported by simulation results extracted from a wide range of practical applications.Sample Chapter(s)

From inside the book

What people are saying - Write a review

We haven't found any reviews in the usual places.


Fundamentals of Timing Simulation
Delay Models Evolution and Trends
Degradation and Inertial Effects
CMOS Inverter Degradation Delay Model
GateLevel DDM
Logic Level Simulator Design and Implementation
DDM Simulation Results
Accurate Measurement of the Switching Activity
Հեղինակային իրավունք

Այլ խմբագրություններ - View all

Common terms and phrases

Սիրված հատվածներ

Էջ 252 - A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in FORTRAN,
Էջ 259 - A. Nabavi-Lishi and NC Rumin, "Inverter Models of CMOS Gates for Supply Current and Delay Evaluation", IEEE Trans.
Էջ 261 - ILLIADS: A fast timing and reliability simulator for digital MOS circuits,
Էջ 257 - An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation,
Էջ 252 - IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 1, No. 2, 1993, pp 191-202. [12] Michael Weeks, Magdy Bayoumi, "3-D Discrete Wavelet Transform Architectures, " IEEE Int. Symposium on Circuits and Systems (ISCAS "98), Monterey, California, May 31 - June 3. 1998. [13] G. Knowles, "VLSI Architecture for the Discrete Wavelet Transform...
Էջ 257 - IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, vol. 39, no. 5, pp. 351 - 364, May 1992. [3] YH Hu and D.-J. Wang, "An efficient multiprcessor implementation scheme for real-time DSP algorithms," in Fourth Great Lakes Symposium on VLSI, pp.

Բիբլիոգրաֆիական տվյալներ